Portal de Transparencia

Actividad investigadora:

• Artículos en revistas
  • [2019] Adaptation of an Iterative PCA to a Manycore Architecture for Hyperspectral Image Processing
  • [2019] In-Vivo Hyperspectral Human Brain Image Database for Brain Cancer Detection
  • [2019] PAPIFY: Automatic Instrumentation and Monitoring of Dynamic Dataflow Applications Based on PAPI
  • [2018] Accelerating the K-Nearest neighbors filtering algorithm to optimize the real-time classification of human brain tumor in hyperspectral images
  • [2018] Adaptation of an Iterative PCA to a Manycore Architecture for Hyperspectral Image Processing
  • [2018] Implementation of the Principal Component Analysis onto High-Performance Computer Facilities for Hyperspectral Dimensionality Reduction: Results and Comparisons
  • [2018] Implementation of the Principal Component Analysis onto High-Performance Computer Facilities for Hyperspectral Dimensionality Reduction: Results and Comparisons
  • [2017] Porting a PCA-based hyperspectral image dimensionality reduction algorithm for brain cancer detection on a manycore architecture
  • [2017] SVM-based real-time hyperspectral image classifier on a manycore architecture
  • [2016] Demo: HELICoiD Tool Demonstrator for Real-Time Brain Cancer Detection
  • [2016] Design of Multicore HEVC Decoders Using Actor-based Dataflow Models and OpenMP
  • [2015] A Multicore DSP HEVC Decoder Using an Actor-based Dataflow Model and OpenMP
  • [2015] Energy estimation models for video decoders: reconfigurable video coding-CAL case-study
  • [2014] Energy-Aware decoder management: a case study on RVC-CAL specification based on just-in-time adaptive decoder engine
  • [2013] A PMC-driven methodology for energy estimation in RVC-CAL video codec specifications
  • [2013] A PMC-driven methodology for energy estimation in RVC-CAL video codec specifications
  • [2013] Complexity Analysis of an HEVC Decoder based on a Digital Signal Processor
  • [2013] Complexity Analysis of an HEVC Decoder based on a Digital Signal Processor
  • [2012] A Stable High-Level Energy Estimation Methodology for Battery-Powered Embedded Systems
  • [2012] Real Time H.264/SVC Compliant Video Client Based on a SoC
  • [2011] A DSP Based H.264/SVC Decoder for a Multimedia Terminal
  • [2011] A DSP Based H.264/SVC Decoder for a Multimedia Terminal
  • [2011] A Simulation Model for a Linear Variable Gap-Reluctance Drive With Resonant Load
  • [2011] A Simulation Model for a Linear Variable Gap-Reluctance Drive With Resonant Load
  • [2009] An H.264 video decoder based on a latest generation DSP
  • [2008] A DSP Based H.264 Decoder for a Multi-format IP Set-Top Box.
  • [2007] Simple Frequency Domain Model for Histeresys and Eddy Currents in Cylindrical and Parallelepipedal Cores.
  ...
  mostrar más
• Informes para las AAPP o sus organismos dependientes
  • [2016] Feasibility Study of a 10-bit Extension of the RVC-CAL Inverse Transform FU of the HEVC Main Profile Standard (ISO/IEC JTC1/SC29/WG11 MPEG2016/M38583)
  • [2016] Proposed Update to the WD of TR ISO/IEC 23002-6 Tools for Reconfigurable Media Coding Implementation (ISO/IEC JTC1/SC29/WG11 MPEG2016/M38490)
• Otras Publicaciones
  • [2019] M47512 - Porting DERS 7.0 to Linux
  • [2019] M47514 - DERS 7.0 Structure
  • [2019] M47518 - Evaluation of candidate for DERS8.0
  • [2017] Proposal of FNL extension for dynamic adaptive scenarios
  • [2017] RVC-CAL Main 10 Inverse Transform FU
  • [2017] Thoughts on the benefits of FNL extensions for dynamic adaptation
  • [2013] m28171: Proposal of a Decoder Energy Management Scheme with RVC.
  • [2013] m31243: Performance Monitoring for Energy Estimation in RVC-CAL Descriptions
  • [2012] m25903: RVC Inverse Transform FU for HEVC. ISO/IEC JTC1/SC29/WG11
  ...
  mostrar más
• Otros méritos
  • [2009] Estancia de un estudiante de doctorado del BIT (Beijing Institute of Technology).
  • [2009] Evaluador para el congreso SPIE 2009
• Ponencia en Congresos
  • [2019] Characterizing Hyperspectral Data Layouts: Performance and Energy Efficiency in Embedded GPUs for PCA-based Dimensionality Reduction
  • [2019] Hardware/Software Self-adaptation in CPS: The CERBERO Project Approach
  • [2019] Hardware/Software Self-adaptation in CPS: The CERBERO Project Approach
  • [2019] Run-time Performance Monitoring of Heterogenous Hw/Sw Platforms Using PAPI
  • [2018] A Unified Hardware-Software MonitoringMethod for Reconfigurable Computing Architectures using PAPI
  • [2018] Automatic Instrumentation of Dataflow Applications using PAPI
  • [2017] Energy consumption characterization of a Massively Parallel Processor Array (MPPA) platform running a hyperspectral SVM classifier
  • [2017] HELICoiD: interdisciplinary and collaborative project for real-time brain cancer detection
  • [2017] High-Level Design using Intel FPGA OpenCL: a Hyperspectral Imaging Spatial-Spectral Classifier
  • [2017] Implementation of a spatial-spectral classification algorithm using medical hyperspectral images
  • [2017] Parallel exploitation of a spatial-spectral classification approach for hyperspectral images on RVC-CAL
  • [2017] Parallel implementation of an iterative PCA algorithm for hyperspectral images on a manycore platform
  • [2017] Real-time HEVC decoding with OpenHEVC and OpenMP
  • [2016] Demo: HELICoiD tool demonstrator for real-time brain cancer detection
  • [2016] Hyperspectral image classification using a parallel implementation of the linear SVM on a Massively Parallel Processor Array (MPPA) platform
  • [2016] Integration of PCA and SVM on a Massively Parallel Processor Array (MPPA) platform applied to hyperspectral images
  • [2016] Parallel implementation of a hyperspectral image linear SVM classifier using RVC-CAL
  • [2016] Parallelism exploitation of a PCA algorithm for hyperspectral images using RVC-CAL
  • [2016] Real-time power consumption control system for multimedia mobile devices
  • [2016] Toward Efficient Embedded Implementations of KNN-based Spatial-Spectral Classification In Hyperspectral Imaging for Cancer Detection
  • [2015] A Multicore DSP HEVC Decoder Using an Actor-based Dataflow Model
  • [2015] Dimensionality reduction and endmember extraction for hyperspectral imaging using an RVC-CAL library
  • [2015] Modeling, Analysis and Design of a Closed-loop Power Regulation System for Multimedia Embedded Devices
  • [2015] On the Estimation-Based Closed-Loop Power Consumption Control in Multimedia Mobile Devices
  • [2015] RVC-CAL library for endmember and abundance estimation in hyperspectral image analysis
  • [2014] Energy-Aware Decoders: a Case Study Based on an RVC-CAL Specification
  • [2014] On-line Energy Estimation Model of an RVC-CAL HEVC Decoder
  • [2013] On an Implementation of HEVC Video Decoders with DSP Technology
  • [2013] On-line Energy Estimation Methodology for RVC-CAL Video Codec Specifications
  • [2013] System-Level PMC-driven Energy Estimation Models in RVC-CAL Video Codec Specifications
  • [2012] A Stable High-Level Energy Estimation Methodology for Battery-Powered Embedded Systems.
  • [2012] Power-State Control Methods for a Battery State-of-Charge Dependent Graceful Degradation in an ARM-bases Embedded System.
  • [2012] Real Time H.264/SVC Compliant Video Client Based on a SoC
  • [2011] A DSP Based H.264/SVC Decoder for a Multimedia Terminal
  • [2011] Energy consumption estimation of an OMAP-based Android operating system
  • [2010] A Test Bench for Performance Measurement of an OMAP3530-based Platform
  • [2010] Del proyector de transparencias a los objetos educativos y metadatos
  • [2010] Diseño coordinado de las asignaturas de Grado en la EUIT de Telecomunicación de la UPM
  • [2010] Distortion-Energy analysis of an OMAP-Based H.264/SVC Decoder
  • [2010] Implementation of a DSP based DVB-H gateway
  • [2010] La formación en Electrónica en los nuevos grados relacionados con la Ingeniería Técnica de Telecomunicación
  • [2010] Test-Bench for Distortion-Energy optimization of a DSP-Based H.264/SVC deco
  • [2009] An H.264 video decoder based on a DM6437 DSP
  • [2009] Creación Semiautomática de objetos educativos y metaanálisis de TAEE (Tecnologías Aplicadas a la Enseñanza de la Electrónica)
  • [2009] Implementation of a media synchronization algorithm for multistandard IP set-top box systems.
  • [2009] System for emulating the broadcasting of a DAB ensemble containing data services
  • [2008] A DSP Based H.264 decoder for a Multi-format IP Set Top Box.
  • [2007] A Sensorless Controlled for a Kind of Linear Variable Gap-Reluntance Resonant Drive.
  • [2007] A real-time H.264 BP decoder based on a DM642 DSP.
  • [2007] A real-time H.264 MP decoder base on a MD642 DSP.
  • [2007] An MPEG2 TS Parser for a DSP based Multi-format IP Set-top Box.
  • [2007] Multiformat decoder for a DSP-based IP Set-Top Box.
  ...
  mostrar más
• Premios
  • [2018] Primer Premio en la convocatoria UPM Innovatech 2T (Technology Transfer) Challenge 2018 de la Universidad Politécnica de Madrid
  • [2010] Premio a la mejor comunicación dentro de la categoría "Material docente e investigador" en el IX Congreso de Tecnologías Aplicadas a la Enseñanza de la Electrónica (TAEE 2010).
• Proyectos de I+D+i
  • [2019] ACUERDO DE INVESTIGACIÓN Y DESARROLLO ENTRE HUAWEY Y UPM NUM. YBN2016080043
  • [2019] ESCAPHIB: Estructuras y sistemas en cola para un avión de pasajeros de propulsión híbrida
  • [2019] NEMESIS-3D-CM: CLASIFICACION INTRAOPERATORIA DE TUMORES CEREBRALES MEDIANTE MODELOS INMERSIVOS 3D EN LA COMUNIDAD DE MADRID (COORDINADOR)
  • [2018] Master EIT Digital 2018 - ITA Education: EIT Digital Master School Programmes
  • [2018] PLATINO: Plataforma HW/SW distribuida para el procesamiento inteligente de información sensorial heterogénea en aplicaciones de supervisión de grandes espacios naturales
  • [2017] ACUERDO DE INVESTIGACIÓN Y DESARROLLO ENTRE HUAWEY Y UPM NUM. YBN2016080043
  • [2017] CROSS-LAYER MODEL-BASED FRAMEWORK FOR MULTI-OBJECTIVE DESIGN OF RECONFIGURABLE SYSTEMS IN UNCERTAIN HYBRID ENVIRONMENTS
  • [2017] HYPERSPRECTAL IMAGING CANCER DETECTION HELICOID
  • [2017] MÁSTER EIT DIGITAL 2016 - ITA
  • [2016] Master EIT Digital 2016-ITA: EIT Digital Master School Programmes
  • [2015] 19 TH IEEE INTERNATIONAL SYMPOSIUYM ON CONSUMER ELECTRONICS (ISCE 2015)
  • [2015] HEVC HYBRID BROADBAND BROADCAST VIDEO SERVICES
  • [2015] MIXED REALITY IVER ULTRA HIGH DEFINITION TELEVISION
  • [2015] MR-UHDTV: Mixed Reality over Ultra High Definition Television
  • [2014] ANÁLISIS Y CARACTERIZACIÓN DEL COMPORTAMIENTO DEL PANEL DE CONTROL VERISURE FAST II
  • [2014] ANÁLISIS Y ESTUDIO DEL FUNCIONAMIENTO DE UN NUEVO MODELO DE CENTRAL DE ALARMAS
  • [2014] HELiCoiD: HypErspectraL Imaging Cancer Detection
  • [2014] HEVC HYBRID BROADBAND BROADCAST VIDEO SERVICES
  • [2014] HEVC HYBRID BROADBAND BROADCAST VIDEO SERVICES
  • [2014] HYPERSPRECTAL IMAGING CANCER DETECTION HELICOID
  • [2014] MIXED REALITY IVER ULTRA HIGH DEFINITION TELEVISION
  • [2013] ANÁLISIS Y CARACTERIZACIÓN DEL COMPORTAMIENTO DEL PANEL DE CONTROL VERISURE FAST II
  • [2013] HEVC HYBRID BROADBAND BROADCAST VIDEO SERVICES
  • [2013] HYPERSPRECTAL IMAGING CANCER DETECTION HELICOID
  • [2012] CONTROL DEL CONSUMO EN TERMINALES MULTIMEDIA
  • [2011] CONTROL DEL CONSUMO EN TERMINALES MULTIMEDIA
  • [2011] Diseño del FPGA de un sistema CPU portátil para procesamiento de imágenes.
  • [2011] ESTUDIO DE LOS FORMATOS DE MEZCLADO DE IMÁGENES, CODIFICACIÓN DE CONTENIDOS TV-3D Y ARQUITECTURA DE UN SET TOP BOX PARA TV-3D
  • [2011] TRANSCOFICACIÓN DE AUDIO Y VIDEO
  • [2011] VERIFICACIÓN DE REQUISITOS FUNCIONALES EN FPGAS DEL AVIÓN AIRBUS A400M.
  • [2011] Verificación de los FPGAs del Radar del Avión A400M
  • [2010] CATEDRA SIDSA
  • [2010] CONTRACT Nº 027124 ARENA
  • [2010] CONTROL DEL CONSUMO EN TERMINALES MULTIMEDIA
  • [2010] Diseño del FPGA de un sistema CPU portátil para procesamiento de imágenes
  • [2010] Estudio de los formatos de mezclado de imágenes, codificación de contenidos TV-3D y arquitectura de un Set Top Box para TV-3D
  • [2010] INGENIA TIC
  • [2010] TRANSCOFICACIÓN DE AUDIO Y VIDEO
  • [2010] VERIFICACIÓN DE REQUISITOS FUNCIONALES EN FPGAS DEL AVIÓN AIRBUS A400M.
  • [2010] Verificación de los FPGAs del Radar del Avión A400M
  • [2009] "Verificación de requisitos funcionales en FPGAs del avión Airbus A400M"
  • [2009] ACCIONES COMPLEMENTARIAS 2006
  • [2009] ARQUITECTURAS PARA TERMINALES MULTIMEDIA PORTATILES, MULTIRRED Y MULTIESTANDAR
  • [2009] Adenda al contrato "Diseño del FPGA de un sistema CPU portátil para procesamiento de imágenes"
  • [2009] Adenda al contrato "Verificación de los FPGAs del Rádar del Avión Airbus A400M"
  • [2009] Adenda al contrato "Verificación de requisitos funcionales en FPGAs del avión Airbus A400M"
  • [2009] CATEDRA SIDSA
  • [2009] CONTRACT Nº 027124 ARENA
  • [2009] CONTROL DEL CONSUMO EN TERMINALES MULTIMEDIA
  • [2009] IMPLEMENTACIÓN DE CIRCUITOS ELECTRÓNICOS CON FPGAs
  • [2009] PROYECTO INTEGRAL DE INVESTIGACION EN TELEVISION DIGITAL
  • [2009] TRANSCOFICACIÓN DE AUDIO Y VIDEO
  • [2009] VERIFICACIÓN DE REQUISITOS FUNCIONALES EN FPGAS DEL AVIÓN AIRBUS A400M.
  • [2009] VII CONGRESO DE TECNOLOGIAS APLICADAS A LA ENSEÑANZA DE LA ELECTRONICA TAEE-06
  • [2009] Verificación de los FPGAs del radar del avión Airbus A400M.
  • [2008] ARENA: Advanced Audience Measurement Research Extended converged media Applications and Services.
  • [2008] ARTEMI+: ARquitecturas para TErminales Multimedia PortatiLes, mUltired y MultiStándar.
  • [2008] Adenda al contrato "Diseño del FPGA de un sistema CPU portátil para procesamiento de imágenes".
  • [2008] Adenda al contrato "Verificación de los FPGAs del Radar del Avión Airbus A400M"
  • [2008] Cátedra SIDSA
  • [2008] Diseño del FPGA de un sistema CPU portátil para procesamiento de imágenes.
  • [2008] Implementación de circuitos Electrónicos con FPGAs
  • [2008] PRO-TVD: Proyecto integral de investigación en televisión digital.
  • [2008] RUTDSL: Receptor unificado Triple-play DSL(Internet, Televisión y voz sobre IP)
  • [2008] TRANSCODER: Transcodificación de audio y video.
  • [2008] Trabajo técnico de análisis e interpretación de la información contenida en una memoria y dos microprocesadores ubicados en lectores manuales de tarjetas de uso bancario.
  • [2008] Verificación de los FPGAs del radar del avión Airbus A400M.
  • [2008] Verificación de requisitos funcionales en FPGAs del avión Airbus A400M.
  • [2007] ARENA: advanced Audience Measurement Research Extended to New converged media Applications and services.
  • [2007] ARTEMI+: ARquitecturas para TErminales Multimedia PortatiLes, mUtirred y MultieStándar.
  • [2007] Cátedra SIDSA
  • [2007] Diseño del FPGA de un sistema CPU portátil para procesamiento de imágenes.
  • [2007] Investigación y desarrollo de un sistema de multiplexado estadístico para sistemas multicanal.
  • [2007] PRO-TVD: Proyecto integral de investigación en televisión digital.
  • [2007] RUTDSL: Receptor unificado Triple-play DSL (Internet, Televisión y Voz sobre IP)
  • [2007] Tecnologías Aplicadas a la Enseñanza de la Electrónica 2006.
  • [2007] Trabajo técnico de análisis e interpretación de la información contenida en una memoria y dos microprocesadores ubicados en lectores manuales de tarjetas de uso bancario.
  • [2007] Verificación de los FPGA's del radar del avión Airbus A400M.
  ...
  mostrar más
• Responsabilidades
  • [2015] Comité organizador del congreso ISCE 2015
  • [2010] Comité de Programa EDUCON
  • [2010] Evaluador ANEP
  • [2009] JCRA Jornadas de Computación Reconfigurable y Aplicaciones 2009
  • [2009] SPIE's International Symposium on Microtechnologies for the New Millennium 2009 (VLSI Circuits and Systems)
  • [2009] SPIE's International Symposium on Microtechnologies for the New Millennium 2009 (VLSI Circuits and Systems)
  • [2008] Comité de programa de congreso Tecnologías Aplicadas a la Enseñanza de la Electrónica (TAEE)
  • [2007] Evaluador
  ...
  mostrar más
• Tesis Doctorales
  • [2015] Energy Management and Optimization for Video Decoders based on Functional-oriented Reconfiguration
  • [2011] Contribución a las Metodologías de Optimización del Tiempo de Ejecución de Algoritmos de Descodificación de Video sobre DSPs.